简体   繁体   English

如何在verilog模式下在Emacs中输入分号时禁用缩进?

[英]How to disable indentation upon entering a semicolon, in Emacs under verilog mode?

Has anyone figured out which Emacs customization variable to twiddle, in order to prevent indentation occurring when you enter a semicolon while editing a (System)Verilog file in verilog mode?有没有人弄清楚要旋转哪个Emacs自定义变量,以防止在以verilog模式编辑(系统)Verilog 文件时输入分号时出现缩进?

Thanks,谢谢,
-db -D b

Try (setq verilog-auto-newline nil)尝试(setq verilog-auto-newline nil)

声明:本站的技术帖子网页,遵循CC BY-SA 4.0协议,如果您需要转载,请注明本站网址或者原文地址。任何问题请咨询:yoyou2525@163.com.

 
粤ICP备18138465号  © 2020-2024 STACKOOM.COM