简体繁体中英

Loading a .txt file into FPGA using Quartus II?

原文 2013-08-22 03:34:12 7 1 verilog/ fpga/ intel-fpga/ quartus

So I am new to FPGAs and I am currently using an Altera DE-1 Board and Quartus II software along with it for a hardware project. So here is my question, I have a .txt file with binary image data of 0's and 1's, what is the best way to load this data onto registers on the FPGA for further calculations. Use SDRAM? ROM?

I am currently coding in verilog and have used the verilog file I/O statements earlier but I read somewhere that it obviously can't be used for synthesis. So what would be the best way for me to go about this. Any suggestion is welcome. Thanks :)

1 answers

Using quartus megawizard create a rom mega function. Depending upon the size of your image you could choose to implement the rom using the internal block RAM or distributed RAM. As part of the ROM mega function creation, you will have the opportunity to create a MIF ( memory initialization file.)

Create a mif file from your txt file and specify that file as initialization file for your ROM.
Eg method to create mif from txt is described here - http://www.alteraforum.com/forum/showthread.php?t=27934

How to debug Cyclone II FPGA board in Quartus II

Weird behavior of registers on Quartus II using Verilog

Quartus-FPGA: Disable Path Optimization

Quartus II - Verilog Flip Flop ModelSim Error

Error on real time simulation Quartus II

Verilog Error - Quartus II - Loop Must terminate within X iterations

Verilog - Quartus compilation error after compiling FPGA Rom

Why is my design compiled by Quartus II successfully but no logic utilization?

Generating post-synthesis verilog model in Quartus II

暂无

The technical post webpages of this site follow the CC BY-SA 4.0 protocol. If you need to reprint, please indicate the site URL or the original address.Any question please contact:yoyou2525@163.com.

Related Question How to debug Cyclone II FPGA board in Quartus II Register varibles in Verilog by using Quartus and FPGA Weird behavior of registers on Quartus II using Verilog Quartus-FPGA: Disable Path Optimization Quartus II - Verilog Flip Flop ModelSim Error Error on real time simulation Quartus II Verilog Error - Quartus II - Loop Must terminate within X iterations Verilog - Quartus compilation error after compiling FPGA Rom Why is my design compiled by Quartus II successfully but no logic utilization? Generating post-synthesis verilog model in Quartus II

Related Tags

Loading a .txt file into FPGA using Quartus II?

Question

1 answers

solution1 8 ACCPTED 2013-08-22 06:39:09

solution1
8 ACCPTED 2013-08-22 06:39:09